



*PRIOR ART*  
*FIG. 1*




*PRIOR ART*  
*FIG.2*



*PRIOR ART*  
*FIG.3*

## Logic analyzer



Qualified clock  
signal




FIG. 5





FIG. 6

# Logic analyzer

*FIG. 7*